


Home | Login | Logout | Access Information | Alerts | Purchase History | Cart | Sitemap | Help

Welcome United States Patent and Trademark Office



Search Results

Results for "((thomas fetcher)<in>au)"
Your search matched **0** of **1818669** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

New [Beta]
Application Notes
FORERELAY
GLOBALSPEC

Search Options

[View Session History](#)
[New Search](#)

Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Modify Search

Search >

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE/ET

Books

Educational Courses

Application Notes [Beta]

IEEE/ET journals, transactions, letters, magazines, conference proceedings, and standards.

view selected items

Select All

Deselect All


No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

e-mail

printer friendly

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

indexed by


© Copyright 2008 IEEE -- All Rights Reserved

<http://ieeexplore.ieee.org/search/searchresult.jsp?query1...pc3=&op1=&op2=&queryblock=&reqloc=basic&py1=1950&py2=2008/18/2008> 8:43:14 AM

[Search Results](#)
[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)
[SUPPORT](#)

Results for "((fetcher thomas)<in>au)"

Your search matched **0** of **1818669** documents.A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.
[e-mail](#)  [printer friendly](#)

New [Beta]
**Application
 Notes**
FORWARDED BY
GLOBALSPEC

[Search Options](#)
[View Session History](#)
[New Search](#)
[Key](#)

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

[Modify Search](#)

[Search](#) >

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

[IEEE/ET](#)
[Books](#)
[Educational Courses](#)
[Application Notes \[Beta\]](#)
[IEEE/ET journals, transactions, letters, magazines, conference proceedings, and standards.](#)
[view selected items](#) [Select All](#) [Deselect All](#)
No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

indexed by



© Copyright 2008 IEEE -- All Rights Reserved

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((precharge <and> parallel)<in>metadata)"

Your search matched 7 of 1818669 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

e-mail printer friendly

 New [Beta]
**Application
Notes**

GLOBALSPEC

- Search Options

[View Session History](#)[New Search](#)

- Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((precharge <and> parallel)<in>metadata)

Search >

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

IEEE/ET

Books

Educational Courses

Application Notes [Beta]

IEEE/ET journals, transactions, letters, magazines, conference proceedings, and standards.

 view selected items [Select All](#) [Deselect All](#)

- ☐ **1. Data parallel address architecture**
 Jung Ho Ahn; Dally, W.J.;
[Computer Architecture Letters](#)
 Volume 5, [Issue 1](#), Jan.-June 2006 Page(s):30 - 33
 Digital Object Identifier 10.1109/L-CA.2006.4
[AbstractPlus](#) | Full Text: [PDF](#)(248 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **2. A compact high-speed (31,5) parallel counter circuit based on capacitive threshold-logic gates**
 Leblebici, Y.; Ozdemir, H.; Kepkep, A.; Cilingiroglu, U.;
[Solid-State Circuits, IEEE Journal of](#)
 Volume 31, [Issue 8](#), Aug. 1996 Page(s):1177 - 1183
 Digital Object Identifier 10.1109/4.508266
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(804 KB) IEEE JNL
[Rights and Permissions](#)
- ☐ **3. Use of selective precharge for low-power content-addressable memories**
 Zukowski, C.A.; Shao-Yi Wang;
[Circuits and Systems, 1997. ISCAS '97. Proceedings of 1997 IEEE International Symposium on](#)
 Volume 3, 9-12 June 1997 Page(s):1788 - 1791 vol.3
 Digital Object Identifier 10.1109/ISCAS.1997.621492
[AbstractPlus](#) | Full Text: [PDF](#)(324 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ **4. 4-valued BiCMOS circuits for the transmission system of a massively parallel architecture**
 Etienneble, D.; Chanussot, C.; Neri, V.;
[Multiple-Valued Logic, 1990. Proceedings of the Twentieth International Symposium on](#)
 23-25 May 1990 Page(s):348 - 354
 Digital Object Identifier 10.1109/ISMLV.1990.122646
[AbstractPlus](#) | Full Text: [PDF](#)(424 KB) IEEE CNF
[Rights and Permissions](#)

**5. Self-timed precharge latch**

Tan, Y.K.; Lim, Y.C.;

Circuits and Systems, 1990. IEEE International Symposium on

1-3 May 1990 Page(s):566 - 569 vol.1

Digital Object Identifier 10.1109/ISCAS.1990.112122

AbstractPlus | Full Text: PDF(324 KB) IEEE CNFRights and Permissions**6. Mixed static and domino logic on the CMOS gate forest**

Kernhof, J.; Selzer, M.; Beunder, M.A.; Hoefflinger, B.; Laquai, B.; Schindler, I.;

Solid-State Circuits, IEEE Journal ofVolume 25, Issue 2, April 1990 Page(s):396 - 402

Digital Object Identifier 10.1109/4.52162

AbstractPlus | Full Text: PDF(532 KB) IEEE JNLRights and Permissions**7. Efficient Designs for Adder Comparator**

Adachi, H.; Nakamura, S.;


Information Sciences and Systems, 2007. CISS '07. 41st Annual Conference on

14-16 March 2007 Page(s):754 - 754

Digital Object Identifier 10.1109/CISS.2007.4298408

AbstractPlus | Full Text: PDF(911 KB) IEEE CNFRights and Permissions[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

Indexed by



© Copyright 2008 IEEE -- All Rights Reserved

Results for "((symmetric <and> domino <and> carry)<in>metadata)"

Your search matched 1 of 1818669 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.
 e-mail
  printer friendly

 New [Beta]
**Application
Notes**

 AVAILABLE BY
GLOBALSPEC

- Search Options

[View Session History](#)[New Search](#)

- Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((symmetric <and> domino <and> carry)<in>metadata)

Search >

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract


IEEE/ET

Books

Educational Courses

Application Notes [Beta]

IEEE/ET journals, transactions, letters, magazines, conference proceedings, and standards.

 view selected items
 [Select All](#)
[Deselect All](#)
☐ 1. High-speed CMOS adder and multiplier modules for digital signal processing in a semicustom environment

Kernhof, J.; Beunder, M.A.; Hoefflinger, B.; Haas, W.;

[Solid-State Circuits, IEEE Journal of](#)Volume 24, [Issue 3](#), Jun 1989 Page(s):570 - 575

Digital Object Identifier 10.1109/4.32009

[AbstractPlus](#) | Full Text: [PDF\(480 KB\)](#) IEEE JNL[Rights and Permissions](#)